Amorphous InGaZnO (a-IGZO) TFTs have attracted more demands due to the transparency and high mobility. Since TFTs are always exposed to both positive and negative gate bias, the alternating DC bias stress tests are required to ensure stable TFT characteristics. Moreover, the analysis about scaling-down behavior under bias stress condition is required. In this paper, the effects of alternating pulse bias stress on the threshold voltage shift ( V th ) of a-IGZO TFTs with respect to the stress time duration (t d ) are analyzed by the variation of interface trap charges (Q it ) and the channel electric field (E-field). In addition, the channel lengthdependent tendency is verified using the concepts of the subgap density of states (DOS) and density of total trap states (N T ).
Introduction
Transparent ZnO based thin-film transistors (TFTs) have many advantages including the advantage of low temperature fabrication using glass substrate and flexibility for flatpanel displays, optical sensors, and solar cells (1, 2) . Amorphous InGaZnO (a-IGZO) TFTs attracted more attention because of their large drain current (I DS ) on-off ratio and high mobility (1, 2) . As TFTs are scaled-down to enhance the performance, the shortchannel effects are previously investigated (3, 4] and their major issues are dealt with the initial characteristic variations induced by contact resistance (5) . However, the bias instability with respect to the channel lengths has been rarely studied (6, 7) . In practical applications, because TFTs are generally used for switching, they are always exposed to both positive and negative gate bias (V GS ). Several papers investigated the effects of positive and negative gate bias stress independently (8, 9) . However, the effects of repetitive positive and negative gate bias stresses were rarely investigated (10, 11) . Furthermore, the prolonged V GS time was too short to observe the charge trapping and detrapping phenomena (11, 12) .
In this paper, alternating pulse bias stresses with low frequency were used to analyze the sequential V GS stress. Two types of experiments were planned to consider the effect of stress time duration (t d ) and the effect of channel length (L) within identical positive and negative V GS stress time intervals. At first, +20V and -20V V GS stresses were alternatively applied in a sequence during identical positive and negative V GS stress time intervals, but with the different prolonged bias time and L. The transfer characteristics (I DS -V GS ) were then measured to investigate the electrical stability including the variation of the threshold voltage ( V th ), and the subthreshold swing ( S SUB ). Figure 1 depicts the schematic diagram and the structural information of the TFT test structures. The tested structures were fabricated as a conventional bottom gate structure on a glass substrate with 250-nm-thick Mo gate metal deposited by sputtering (13, 14) . The 200-nm-thick SiN X gate insulating layer was deposited on the gate by plasma enhanced chemical vapor deposition (PECVD). The 40-nm-thick IGZO layer was deposited by sputtering using a polycrystalline In 2 Ga 2 ZnO 7 target. The channel width (W) of TFTs was fixed at 100 m and the channel lengths (L) were varied with 25 m, 50 m, and 100 m. The tested structures were passivated by a SiO X layer. The TFTs showed no degradation even though they were exposed to air. Therefore, trapping states or contaminants existed in the environment atmosphere during device manufacturing were ignored.
Test Structures Description

Stress Test Conditions and Experiments
Two types of V GS stress tests were performed. Based on the alternating DC bias concept, each stress conditions were planned to have the same positive and negative bias stress time. The first experiments were initiated to find out the harshest condition inducing the largest V th with respect to t d : t d =600 s, t d =1200 s, and t d =2400 s. After the first tests, the further researches having identical total stress time (t=4800 s) with different channel lengths (L) were inspired. The second experiments were initiated to find out the severest condition inducing the largest V th with respect to channel length (L): L=25 m, 50 m, and 100 m. The transfer characteristics (I DS -V GS ) of TFTs when drain voltage (V DS ) equals 2.1V were measured during the stress tests using Keithley 236 source measure unit. The initial transfer characteristics were modeled with subgap density of states (DOS) parameters and the interface trap charge parameter (Q it ) by using a commercial ATLAS Silvaco device simulator (15) . V th was determined by adjusting V GS value when I DS of L/W x 10 nA. The subthreshold swing (S SUB ) was determined by:
Results and Discussion
Effect of stress time duration (t d )
The dynamic stress conditions of the first experiments are represented in Figures 2 (a), (b), and (c). The alternating V GS stresses were applied as two opposite phase squarewave trains with identical positive and negative V GS stress with respect to the time to stimulate the charge trapping and detrapping phenomenon (11) . To capture both the charge trapping and detrapping behavior, we focused on the specific V GS stress time (t), which indicates the initial states and the states right before the relaxation, as follows: 1) Before stress (t=0 s), 2) After stress (t=600 s), 3) After stress (t=1200 s), and 4) After stress (t=2400 s). Figure 2 (d) shows the V th values with respect to stress time (t) with t d =1200 s. Suresh et al. was previously reported that V th shifted to the right direction when the positive V GS was applied due to the carrier trapping in the channel/gate dielectric interface and/or channel (8, 16, 17) . On the other hand, V th shifted to the left when the negative V GS was applied. That means V th decreases due to the charge detrapping of the previously trapped charge, but do not completely recover to the initial V th values ( V th =0 V). Figure 3 (b) represents the V th values with 3 types of stress conditions. As t d increases from 600 s to 2400 s, the shift of V th decreases in all lengths. That means the shorter prolonged bias time induces more charges being trapped and less charges being repeled from channel/gate dielectric interface and/or channel (16, 17) . Further approaches are neccesary to observe both the charge trapping and detrapping phenomenon, respectively. As shown in Fig. 3 (a) , the charge trapping increases as the positive V GS stress time increases. Since V th behavior is well-described by the stretchend-exponential model [11] , V th approaches a saturation value in a logarithmic rate. Similarly, the charge detrapping occurs as a logarithmic function of stress time (t) and that induces the transfer curve to the negative direction. In addition, -20V-V GS -induced V th shift increases as the stress time (t) increases due to the increased previously trapped charge. This tendency of charge detrapping can be analyzed using the variation of interface trap charges (Q it ) and the channel electric field (E-field). Figure 4 depicts the modeling results of the transfer curves when W=100 m and L=50 m. The scattered points represent the measured data, while the straight lines represent simulated data in the aid of technology computer aided design (TCAD) tool (15) . The transfer characteristics were well-described by the modeled data, as the stress time (t) varies. Four types of acceptor-like subgap DOS modeling parameters (N TA , W TA , N GA , and W GA ), the constant electron mobility (MU N ), the channel carrier concentration (C carrier ), and Q it are used to build the TFT model (15) . To analyze the charge detrapping tendency, 4 critical points are selected. As shown in 4 critical points of Figure 2 , transfer curves showing the characteristics right before the relaxation are selected as follows: 1) Before stress (t=0 s), 2) After stress (t=600 s), 3) After stress (t=1200 s), and 4) After stress (t=2400 s). The initial transfer characteristics are modeled without considering Q it (Q it =0 cm -2 ) as a reference (5), and the other 3 points are modeled considering Q it parameter. As Q it is not considered for the case of t=0 s, Q it values are used as the variation of Q it ( Q it ) induced by +20V V GS stress. Since the carriers of a-IGZO TFT are trapped, Q it has negative sign. The extracted interface trap charge parameter values are summarized in Table 1 . As expected from Figure 4 , the interface trap charge increases as the +20V-V GS -stress time increases. The negative shift of V th as a logarithmic function of stress time (t) is explained by the non-linear and logarithmic increment of Q it values. It indicates that Q it induced by four times of 600 s-long +20V V GS stress is bigger than Q it induced by one time of 2400 s-long +20V V GS stress. The shorter t d causes more Q it and trapped charge than the longer t d . Therefore, -20V-V GS -induced reversible shift of V th increases as the stress time (t) varies due to the increased previously trapped charge. In addition, the short t d case induces more charges being trapped and less charges being detrapped, and it leads to the bigger V th than the long t d case.
The charge detrapping can be also verified using the E-field distribution within the channel layer. Figure 5 (a) represents shows the transversal E-field extracted from the middle of the channel under V GS =+20V and -20V stress. Fig. 5 (b) and (c) depicts the direction of the applied E-field. As shown in Fig. 5 (a) , close scattered points represent the E-field under +20V V GS stress and it does not change. The open scattered points represent the channel E-field under -20V stress. It is clear from the figures that the channel for t=0 s case exhibits a higher electric field than the channel for t=2400 s case, even when the same V GS (=-20 V) is applied to the devices. This result can explain why the reversible V th increases as the stress time (t) increases, even though the -20V V GS is equally applied. As the E-field increases, more charges are detrapped due to the increase of the charge detrapping rate (8) . That means V th induced by four times of 600 s-long -20V stress in t d =600 s case is smaller than V th induced by one time of 2400 s-long -20V stress in t d =2400 s. As the longer t d causes more charge detrapping and reversible shift of V th than the shorter t d , the V th of t d =2400 s is smaller than that of t d =600 s under the alternating DC bias stress. Figure 6 represents the V th under all stress conditions with different L. Within same t d condition, V th is smaller in the case of L=100 m than that of L=25 m. Focusing on carrier trapping and detrapping phenomenon, respectively, charge trapping occurs more in the case of L=25 m than that of L=100 m. On the other hand, charge detrapping occurs less in the case of L=25 m than that of L=100 m. This lengthdependent tendency can be verified by the subgap DOS and the variation of S SUB .
Effect of channel length (L)
The acceptor-like subgap DOS as a superposition of exponential and Gaussian functions can be modeled by the following equation (3):
where N TA is the conduction band edge intercept density, E c is the conduction band edge, W TA is the characteristic decay energy, N GA is the total DOS, E GA is the Gaussian distribution peak energy, and W GA is the characteristic decay energy (15) . Figure 7 represents the subgap density of states (DOS) as a function of E c -E. At V GS =0 V, the Fermi level (E f ) of 50-m TFT is located below about 0.32 eV from E c . The inset of Fig.  7 shows that the effective E c -E f ranges from 0 eV to 0.32 eV for all channels. Within the effective E c -E f range, the subgap DOS is lower in the case of L=100 m than that of L=25 m. The lower subgap DOS causes less charge trapped between the channel/gate dielectric interface and/or channel (16, 17) . On the other hand, the shorter subgap DOS can keep less charge repelled and it causes higher charge detrapping rate. In that reason, V th is smaller in the case of L=100 m than that of L=25 m under alternating V GS stress.
Another reason why V th increases as L shrinks down is supported by the difference of the density of total trap states (N T ) caused by the different subthreshold swing (S SUB ). The density of deep bulk states (N bulk ) and the density of defects at the interface between channel and insulator (N it ) compose N T and can determine N T as a function of S SUB by following equation (18, 19) :
where e is the Euler's number, k is the Boltzmann constant, T is the absolute temperature, q is the charge of an electron, and C ox is the gate insulator capacitance per unit area. According to Eq. (1), the average S SUB values after total 4800 s when V DS =2.1 V and W=100 m are determined. As L decreases, there is an apparent increment of S SUB induced by the drain-induced barrier lowering (DIBL) phenomenon (3). As DIBL literally leads to lowering of the barrier for current conduction between the channel and source, it causes the degradation due to scaling-down of TFTs including the increased S SUB (3) . Since S SUB increases from 0.58 V/decade to 0.72 V/decade, N T also increases from 1. From Eq. (4), the calculated V th increases when N T increases due to the increasing S SUB . Therefore, shorter channel causes the bigger S SUB , and also causes the higher number of trapped charge, and finally induces the bigger variation of V th .
Conclusion
The effects of alternating pulse bias stress on a-IGZO TFTs with three types of stress time duration (t d ) were analyzed the variation of interface trap charges (Q it ) and the channel electric field (E-field). As t d increases from 600 s to 2400 s, the negative shift of V th was increased due to the increase of the channel electric field under -20V stress. The degradation behaviors of a-IGZO TFTs for the channel length were verified by the subgap density of states (DOS) model and density of total trap states (N T ). The subgap DOS model successfully explained both charge trapping and detrapping phenomena. Since subgap DOS of L=25 μm was higher than that of L=100 μm in all effective E c -E f ranges, more charges were trapped and less charges are detrapped in the case of L=25 μm than the case of L=100 μm. Therefore, the reversible shift of V th was increased as L increased from 25 μm to 100 μm due to the decrease in the charge detrapping time and N T . As the channel length increased, the devices showed more reliable properties such as less V th shift when exposed to both positive and negative gate bias stress. 
